A “Tonebusting” Technique to Build a DAC from a First-Order Digital ΣΔ Modulator

© 2025 by the Authors. Licensee Whioce Publishing, Singapore. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution 4.0 International License ( https://creativecommons.org/licenses/by/4.0/ )

Download PDF

Cite

XML

HTML

Abstract

In this paper, we present a novel first-order digital ΣΔ converter tailored for digital-to-analog applications, focusing on achieving both high yield and reduced silicon estate. Our approach incorporates a substantial level of dithering noise into the input signal, strategically aimed at mitigating the spurious frequencies commonly encountered in such converters. Validation of our design is performed through simulations using a high-level simulator specialized in mixed-signal circuit analysis. The results underscore the enhanced performance of our circuit, especially in reducing spurious frequencies, highlighting its efficiency and effectiveness. The final circuit exhibits an effective number of bits of 13.

References

Candy JC, Temes GC, 1992, Oversampling Delta-Sigma Data Converters: Theory, Design, and Simulation, IEEE Press, New York.

Leduc Y, Mequin J, Jacquemod G, 2014, NAPA un Compilateur Construit Pour la Simulation Rapide de Systèmes Hétérogènes Présents ou Futurs, FETCH, Ottawa, Canada.

Marsaglia G, 2003, Xorshift RNGs. Journal of Statistical Software, 8(14).

Foster E, 1965, Active Low-Pass Filter Design. IEEE Transactions on Audio, 13(5).

Previous article in this issue

Next article in this issue